Love your commitment to this. You are doing excellent work to keep Wirth's computing spirit alive. Oberon's philosophy ( <a href="https://people.inf.ethz.ch/wirth/Oberon/Oberon07.Report.pdf" rel="nofollow">https://people.inf.ethz.ch/wirth/Oberon/Oberon07.Report.pdf</a> ) is beautiful for the power it hides behind its simplicity and I wish it was a more popular language ...
Readers encountering this project for the first time should be aware that the earlier Oberon-on-RISC-V project <<a href="https://github.com/solbjorg/oberon-riscv" rel="nofollow">https://github.com/solbjorg/oberon-riscv</a>> (HN discussion: <<a href="https://news.ycombinator.com/item?id=25497002">https://news.ycombinator.com/item?id=25497002</a>>) exists and was already discussed on the mailing list:<p><<a href="https://lists.inf.ethz.ch/pipermail/oberon/2026/017161.html" rel="nofollow">https://lists.inf.ethz.ch/pipermail/oberon/2026/017161.html</a>>
Would it be practical to have the ESP P4 self-host?
The ESP32-P4 is actually my target platform. I have a cross-compiler toolchain based on my own OP2 compiler version (see <a href="https://github.com/rochus-keller/op2/" rel="nofollow">https://github.com/rochus-keller/op2/</a>) which makes it easier to migrate. The Project Oberon System is an "intermezzo" for my actual goal, the Oberon System 3; the latter can also run my OP2 version and would thus be able to self-host. I didn't try yet to run OP2 under the Project Oberon System, but with some patience I assume it is feasible.
[dead]
> The whole system runs on a low-cost development board (Xilinx Spartan-3 by Digilent, with 1 MB of static RAM)<p>If somebody wants their FPGA work to be available, they better choose MiSTer FPGA from the beginning. Costlier, but way more likely to be found around.
The availability of the board to run Wirt's system was an issue pretty soon. There were even people who offered their own boards to fill the gap (e.g. <a href="https://web.archive.org/web/20160831063355/http://oberonstation.x10.mx/" rel="nofollow">https://web.archive.org/web/20160831063355/http://oberonstat...</a>).<p>My system version instead runs on RISC-V, so no custom FPGA implementation, currently on an emulator, but eventually on the ESP32 (which has a much better availability).
> they better choose MiSTer FPGA from the beginning.<p>Well, the MiSTer project was yet 4 years from being launched back in 2013 when the RISC-5 was implemented in FPGA, so I hope you'd excuse Wirth from not choosing it.
what does RISC-V instead of RISC-5 mean?