Vectorization of Verilog Designs and its Effects on Verification and Synthesis